A common-mode BIST technique for fully-differential sample-and-hold circuits
نویسندگان
چکیده
منابع مشابه
Fully Differential Current Buffers Based on a Novel Common Mode Separation Technique
In this paper a novel common mode separation technique for implementing fully differential current buffers is introduced. Using the proposed method two high CMRR (Common Mode Rejection Ratio) and high PSRR (Power Supply Rejection Ratio) fully differential current buffers in BIPOLAR and CMOS technologies are implemented. Simulation results by HSPICE using 0.18μm TSMC process for CMOS based st...
متن کاملOn the Common Mode Response of Fully Differential Circuits
Differential circuits are often described by their differential gain and common mode rejection ratio (CMRR). This approach, however, neglects the effect that the common mode signal has on the transient response and stability of the circuit. This work shows that the actual behavior of differential circuits in front of common mode voltages is completely described by the common-to-differential mod...
متن کاملA Fully Balanced Pseudo-Differential OTA With Common-Mode Feedforward and Inherent Common-Mode Feedback Detector
A pseudo-differential fully balanced fully symmetric CMOS operational transconductance amplifier (OTA) architecture with inherent common-mode detection is proposed. Through judicious arrangement, the common-mode feedback circuit can be economically implemented. The OTA achieves a third harmonic distortion of 43 dB for 900 mVpp at 30 MHz. The OTA, fabricated in 0.5m CMOS process, is used to desi...
متن کاملHigh Speed Sample and Hold Circuits
Introduction: Sample-and-hold (S/H) is an important analog building block with many applications, including analog-to-digital converters (ADCs) and switched-capacitor filters. The function of the S/H circuit is to sample an analog input signal and hold this value over a certain length of time for subsequent processing. Taking advantages of the excellent properties of MOS capacitors and switches...
متن کاملAn Efficient Mixed-mode Bist Technique
We propose a new built-in self-test (BIST) method based on a combination of a pseudo-random test method with a deterministic test. This enables us to reach a high fault coverage in a short test time and with a low area overhead. The main feature of the method is that there are no memory elements to store the deterministic test patterns; the test patterns are being produced by a transformation o...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEICE Electronics Express
سال: 2012
ISSN: 1349-2543
DOI: 10.1587/elex.9.1128